Parallel processor having multi-processing units either connecte

Details Parallel processor having multi-processing units either connecte Parallel processor having multi-processing units either connecte

1993-08-12

1995-02-07

Lall, Parshotam S.

Boots, shoes, and leggings

395800, 3642381, 3642382, 3642383, 3642384, 364229, G06F 1340, G06F 1300

Patent

active

053882300

ABSTRACT:
A parallel process which includes a plurality of processing units connected to each other via input/output ports. Each of the plurality of processing units includes a memory for storing a program and data, a local bus for inputting/outputting the program and data to and from the memory having an address signal line, a data signal line, and a control signal line, a CPU for reading the program from the memory via the local bus, reading data needed to execute the program from the memory via the local bus, and storing data which has been updated due to the execution of the program in the memory via the local bus, and a plurality of input/output ports for connecting the local bus to a plurality of outside buses. The input/output ports are used by the CPU to input/output data to and from an outside memory connected to an outside bus or by an outside CPU, connected to an outside bus, to input/output data to and from the memory. At least one bypass switch is provided for controllably connecting two of the outside buses to permit data transference between the outside CPU and the outside memory thereby bypassing the CPU and the memory. Also provided is a main CPU for setting program and data in the processing units and recovering data from the processing units.

REFERENCES:
patent: 4271466 (1981-06-01), Yamamoto et al.
patent: 4310879 (1982-01-01), Pandeya
patent: 4381543 (1983-04-01), Bunten, III et al.
patent: 4396978 (1983-08-01), Hammer et al.
patent: 4458313 (1984-07-01), Suzuki et al.
patent: 4574345 (1986-03-01), Konesky
patent: 4633388 (1986-12-01), Chiu
patent: 4701870 (1987-10-01), Mogi et al.
patent: 4748560 (1988-05-01), Kataoka
patent: 4914625 (1990-04-01), Billian
patent: 4933838 (1990-06-01), Elrod
patent: 4947478 (1990-08-01), Maeno
patent: 4967340 (1990-10-01), Dawes
patent: 5117494 (1992-05-01), Costes et al.
NTIS Tech Notes; "Linking Smart Modules by a Single Channel" No. 7, Jul. 1984; Springfield, Va.; pp. 500-501.
Mannherz; "Electronic data path separation"; IBM Technical Disclosure Bulletin; vol. 24, No. 12, May 1982, New York pp. 6496-6497.
Japanese's Abstract; "Bus Switching Device"; vol. 8, No. 31 (P-253), (1468) 9 Feb. 1984; JP-A-58 184628.
Japanese's Abstract; "Data Channel"; JP-A-59 144933; vol. 8, No. 278 (P-322) (1715) 19 Dec. 1984.

Affiliated with

Also associated with

Rating

Parallel processor having multi-processing units either connecte does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel processor having multi-processing units either connecte, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel processor having multi-processing units either connecte will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1116975