Uncoupling a central processing unit from its associated hardwar

Details Uncoupling a central processing unit from its associated hardwar Uncoupling a central processing unit from its associated hardwar

1994-04-28

1995-02-07

Richardson, Robert L.

Boots, shoes, and leggings

395500, 364DIG1, 3642323, G06F 1520

Patent

active

053882156

ABSTRACT:
The functions of two virtual operating systems (e. S/370 VM, VSE or IX370 and S/88 OS) are merged into one physical system. Partner pairs of S/88 processors run the S/88 OS and handle the fault tolerant and single system image aspects of the system. One or more partner pairs of S/370 processors are coupled to corresponding S/88 processors directly and through the S/88 bus. Each S/370 processor is allocated from 1 to 16 megabytes of contiguous storage from the S/88 main storage. Each S/370 virtual operating system thinks its memory allocation starts at address 0, and it manages its memory through normal S/370 dynamic memory allocation and paging techniques. The S/370 is limit checked to prevent the S/370 from accessing S/88 memory space. The S/88 Operating System is the master over all system hardware and I/O devices. The S/88 processors access the S/370 address space in direct response to a S/88 application program so that the S/88 may move I/O data into the S/370 I/O buffers and process the S/370 I/O operations. The S/88 and S/370 peer processor pairs execute their respective Operating Systems in a single system environment without significant rewriting of either operating system. Neither operating system is aware of the other operating system nor the other processor pairs.

REFERENCES:
patent: 4004277 (1977-01-01), Gavril
patent: 4077060 (1978-02-01), Bodner et al.
patent: 4099234 (1978-07-01), Woods et al.
patent: 4214305 (1980-07-01), Tokita et al.
patent: 4228496 (1980-10-01), Katzman et al.
patent: 4244019 (1981-01-01), Anderson et al.
patent: 4245344 (1981-01-01), Richter
patent: 4313162 (1982-01-01), Baun et al.
patent: 4315321 (1982-02-01), Parks et al.
patent: 4316244 (1982-02-01), Grondalski
patent: 4325116 (1982-04-01), Kranz et al.
patent: 4354225 (1982-10-01), Frieder et al.
patent: 4356550 (1982-10-01), Katzman et al.
patent: 4365295 (1982-12-01), Katzman et al.
patent: 4368514 (1983-01-01), Persaud
patent: 4400775 (1983-08-01), Nozaki et al.
patent: 4412281 (1983-10-01), Works
patent: 4414620 (1983-11-01), Tsuchimoto et al.
patent: 4418382 (1983-11-01), Larson et al.
patent: 4453215 (1984-06-01), Reid
patent: 4456954 (1984-06-01), Bullions, III
patent: 4486826 (1984-12-01), Wolff et al.
patent: 4533996 (1985-08-01), Hartung et al.
patent: 4563737 (1986-01-01), Nakamura et al.
patent: 4564903 (1986-01-01), Guyette et al.
patent: 4591975 (1986-05-01), Wade et al.
patent: 4597084 (1986-06-01), Pynneson et al.
patent: 4628508 (1986-12-01), Sager et al.
patent: 4653112 (1987-03-01), Ouimette
patent: 4654779 (1987-03-01), Kato et al.
patent: 4654857 (1987-03-01), Samson et al.
patent: 4674038 (1987-06-01), Brelsford et al.
patent: 4677546 (1987-06-01), Freeman et al.
patent: 4679166 (1987-07-01), Berger et al.
patent: 4722048 (1988-01-01), Hirsch et al.
patent: 4727480 (1988-02-01), Albright et al.
patent: 4742452 (1988-05-01), Hironawa
patent: 4747040 (1988-05-01), Blanset et al.
patent: 4750177 (1988-06-01), Hendrie et al.
patent: 4812973 (1989-03-01), Kinoshita
patent: 4812975 (1989-03-01), Adachi et al.
patent: 4816990 (1989-03-01), Williams
patent: 4855936 (1989-08-01), Casey et al.
patent: 4920481 (1990-04-01), Blinkley et al.
patent: 4994963 (1991-02-01), Rorden et al.
patent: 4999768 (1991-03-01), Hirokawa
patent: 5099418 (1992-03-01), Pian et al.
patent: 5117486 (1992-05-01), Clark et al.
patent: 5155809 (1992-10-01), Baner et al.
Ramadrandran et al, Hardware Support for Interprocess Communication, Jun. 2-5, 1987, 14th International Symposium Computer Architecture, IEEE.
Peacock, Application dictates your choice of a multiprocessor model, EDN Jun. 25, 1987, pp. 241-246, 248.
Golkar et al, IBM-Compatible Mainframe in 20,000-Gate CMOS Arrays, VLSI Systems Design, May 20, 1987.
IBM Systems Journal, vol. 27, No. 2, 1988 p. 93.
Selwyn, Parallel Processing and Expert Systems, pp. 311-314.
Weiser et al, Status and Performance of the Z mob Parallel Processing System, Feb. 25-28, Spring Comp Con 85 IEEE pp. 71-74.
Inselberg, Multiprocessor architecture ensures fault-tolerant transaction processing, Mini-Micro Systems, Apr. 1983.

Affiliated with

Also associated with

Rating

Uncoupling a central processing unit from its associated hardwar does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Uncoupling a central processing unit from its associated hardwar, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Uncoupling a central processing unit from its associated hardwar will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1116707