System for a multi-processor system wherein each processor trans

Details System for a multi-processor system wherein each processor trans System for a multi-processor system wherein each processor trans

1997-05-06

1999-08-10

Lee, Thomas C.

Electrical computers and digital processing systems: multicomput

Computer-to-computer direct memory accessing

710 22, 712225, 3642384, 3642423, 36496423, 364971, G06F 1314

Patent

active

059352043

ABSTRACT:
Data transmission control apparatus which controls data transmission between processing systems via a transmission line, each processing system including a memory system consisting of a main memory and a cache memory. The apparatus addresses data in the main memory by a memory address and gives an instruction to transmit the addressed data; determines whether or not the addressed data is in the cache memory; provides a match signal when the data is in the cache memory; reads the addressed data from the cache memory when instructed by the instruction and when a ready signal and the match signal are provided, and, otherwise reads the addressed data from the main memory; writes the data read into a port; transmits the data written in the port to the another processing system connected to the transmission line; and provides the ready signal when the port is ready to receive additional data.

REFERENCES:
patent: 4322815 (1982-03-01), Broughton
patent: 4635194 (1987-01-01), Burger et al.
patent: 4663730 (1987-05-01), Ikeda
patent: 4713755 (1987-12-01), Worley, Jr. et al.
patent: 4722050 (1988-01-01), Lee et al.
patent: 4766534 (1988-08-01), De Benedictis
patent: 4937738 (1990-06-01), Uchiyama et al.
patent: 5010477 (1991-04-01), Omoda et al.
patent: 5056002 (1991-10-01), Watanke
patent: 5058001 (1991-10-01), Li
P. Stenstrom, "Reducing Contention in Shared-Memory Multiprocessors", Computer, vol. 21, No. 11, Nov. 1988, New York, NY, pp. 26-37.
Sawada et al., "A 32-kbyte Integrated Cache Memory", IEEE Journal of Solid State Circuits, vol. 24, No. 4, Aug. 1989, New York, NY, pp. 881-888.
D. Shear, "Cache-Memory Systems Benefit From On-Chip Solutions", EDN Electrical Design News, vol. 32, No. 25, Dec. 10, 1987, Newton, Massachusetts, pp. 245-260.
M. Leonard, "Cache Tag RAMs Hasten Main Memory Response", Electronic Design, vol. 36, No. 5, Mar. 3, 1988, Hasbrouck Heights, NJ, pp. 19-24.

Affiliated with

Also associated with

Rating

System for a multi-processor system wherein each processor trans does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for a multi-processor system wherein each processor trans, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for a multi-processor system wherein each processor trans will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1115066