Boots – shoes – and leggings
Patent
1992-01-21
1995-01-31
Dixon, Joseph L.
Boots, shoes, and leggings
364DIG1, 36424345, G06F 1202
Patent
active
053865472
ABSTRACT:
A simple mixed first level cache memory system (50) includes a level 1 cache (52) connected to a processor (54)by read data and write data lines (56) and (58). The level 1 cache (52) is connected to level 2 cache (60) by swap tag lines (62) and (64), swap data lines (66) and (68), multiplexer (70) and swap/read Line (72). The level 2 cache (60) is connected to the next lower level in the memorv hierarchy by write tag and write data lines (74) and (76). The next lower level in the memory hierarchy below the level 2 cache (60) is also connected by a read data line (78) through the multiplexer (70) and the swap/read line (72) to the level 1 cache (52). When processor (54) requires an instruction or data, it puts out an address on lines (80). If the instruction or data is present in the level 1 cache (52), it is supplied to the processor (54) on read data line (56). If the instruction or data is not present in the level 1 cache (52), the processor looks for it in the level 2 cache (60) by putting out the address of the instruction or data on lines (80). If the instruction or data is in the level 2 cache, it is supplied to the processor (54) through the level 1 cache (52) by means of a swap operation on tag swap lines (62) and (64), swap data lines (66) and (68), multiplexer (70) and swap/read data line (72). If the instruction or data is present in neither the level 1 cache (52) nor the level 2 cache (60), the address on lines (80) fetches the instruction or data from successively lower levels in the memory hierarchy as required via read data line (78), multiplexer (70) and swap/read data line (72). The instruction or data is then supplied from the level 1 cache to the processor (54).
REFERENCES:
patent: 4928239 (1990-05-01), Baum et al.
patent: 4942518 (1990-07-01), Weatherford et al.
patent: 4974156 (1990-11-01), Harding et al.
patent: 5201041 (1993-04-01), Bohner et al.
patent: 5247639 (1993-09-01), Yamahata
patent: 5261066 (1993-11-01), Jouppi et al.
Digital Equipment Corporation
Dixon Joseph L.
Nguyen Hiep T.
LandOfFree
System and method for exclusive two-level caching does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for exclusive two-level caching, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for exclusive two-level caching will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1108310