CMOS amplifier circuit which minimizes power supply noise couple

Amplifiers – With semiconductor amplifying device – Including differential amplifier

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

330149, 330260, H03F 345

Patent

active

047852585

ABSTRACT:
A CMOS circuit having a differential input stage which provides a single output is provided. An output stage has a capacitor which is used as a Miller integrator coupled thereto for frequency stabilization. A cascode portion is coupled to the Miller integrator to maintain one of the capacitor's electrodes at a predetermined voltage potential. A compensation portion is coupled to the cascode portion to compensate for power supply induced errors created when either an N-channel transistor in an N-well process or a P-channel transistor in a P-well process is used in the cascode portion.

REFERENCES:
patent: 4562408 (1985-12-01), Nagai et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

CMOS amplifier circuit which minimizes power supply noise couple does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS amplifier circuit which minimizes power supply noise couple, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS amplifier circuit which minimizes power supply noise couple will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1105587

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.