Metal working – Method of mechanical manufacture – Electrical device making
Patent
1995-05-30
1997-08-19
Arbes, Carl J.
Metal working
Method of mechanical manufacture
Electrical device making
257686, 257724, 438109, 438455, H05K 336
Patent
active
056575378
ABSTRACT:
A method for fabricating a stack of circuit modules includes providing a plurality of substrates having module interconnection layers. Each of the substrates has a circuit chip with chip pads positioned therein and an electrically conductive feed-through line extending from a first surface of the substrate to a second surface of the substrate with the first surface being perpendicular to the second surface. Each of the module interconnection layers is situated over a respective first surface of each of the substrates and includes a module dielectric layer having module vias therein and a module pattern of electrical conductors extending through the module vias to couple the selected chip pads to the feed-through line. The plurality of substrates are stacked. A side interconnection layer is applied over a side surface including the second surfaces of the substrates. The side interconnection layer includes a side dielectric layer having side vias therein aligned with predetermined ones of the feed-through lines and a side pattern of electrical conductors extending through the side vias.
REFERENCES:
patent: 4237522 (1980-12-01), Thompson
patent: 4254446 (1981-03-01), Peoples
patent: 4783695 (1988-11-01), Eichelberger et al.
patent: 4835704 (1989-05-01), Eichelberger et al.
patent: 4894115 (1990-01-01), Eichelberger et al.
patent: 4933042 (1990-06-01), Eichelberger et al.
patent: 5019946 (1991-05-01), Eichelberger et al.
patent: 5111278 (1992-05-01), Eichelberger
patent: 5161093 (1992-11-01), Gorczyca et al.
patent: 5279029 (1994-01-01), Burns
patent: 5285571 (1994-02-01), Gorczyca et al.
patent: 5347928 (1994-09-01), Carson et al.
patent: 5466634 (1995-11-01), Beilstein et al.
patent: 5502667 (1996-03-01), Bertin et al.
3-D Stacking Using the GE High Density Multichip Module Technology by R. J. Saia et al in Proc. 3rd Int'l Conf on Multichip Modules (1994) Published by ISHM-Microelectron Soc, Resten, VA.
Durocher Kevin Matthew
Gorowitz Bernard
Saia Richard Joseph
Agosti Ann M.
Arbes Carl J.
General Electric Company
Snyder Marvin
LandOfFree
Method for fabricating a stack of two dimensional circuit module does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating a stack of two dimensional circuit module, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating a stack of two dimensional circuit module will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1096951