Modulo-2-adder for the logic-linking of three input signals

Details Modulo-2-adder for the logic-linking of three input signals Modulo-2-adder for the logic-linking of three input signals

1987-03-17

1989-02-07

Harkcom, Gary V.

Boots, shoes, and leggings

G06F 750

Patent

active

048036498

ABSTRACT:
Three-value modulo-2-adders consist of four circuit components (SC1, SC2, SC3, SC4) and an analysis circuit (AW). The first circuit component (SC1) generates an intermediate signal corresponding to the first binary value ("1") when two of the input signals (A, B, C) each assume the other binary value ("0"). The second circuit component (SC2) generates an intermediate signal (ZS2) corresponding to the other binary value when two input signals each assume the first binary value. The intermediate value emitted from the output of the third circuit component (SC3) is binary "0" when all three input signals assume the binary value "1". The fourth circuit component (SC4) emits the binary value "1" when all the input signals have the binary value "0". The analysis circuit (AW1) switches through the first or second intermediate signal to the output when the third intermediate signal has the value binary "1" and the fourth intermediate signal has the value binary "0", otherwise the third or fourth intermediate signal is switched through in inverted form to the output.

REFERENCES:
patent: 3906211 (1975-09-01), Glaser
patent: 4569032 (1986-02-01), Lee
patent: 4601007 (1986-07-01), Uya et al.
patent: 4667303 (1987-05-01), Pfennings
Elektronik, vol. 19, Sep. 21, 1984, p. 68, VLSI Design, Feb. 1984, pp. 78-80.

Affiliated with

Also associated with

Rating

Modulo-2-adder for the logic-linking of three input signals does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Modulo-2-adder for the logic-linking of three input signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Modulo-2-adder for the logic-linking of three input signals will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1089188