Multiplex communications – Wide area network – Packet switching
Patent
1984-11-15
1986-07-01
Olms, Douglas W.
Multiplex communications
Wide area network
Packet switching
370 94, H04J 326
Patent
active
045984000
ABSTRACT:
A parallel processor array is disclosed comprising an array of processor/memories and means for interconnecting these processor/memories in an n-dimensional pattern having at least 2.sup.n nodes through which data may be routed from any processor/memory in the array to any other processor/memory. Each processor/memory comprises a read/write memory and a processor for producing an output depending at least in part on data read from the read/write memory and on instruction information. The interconnecting means comprises means for generating an addressed message packet that is routed from one processor/memory to another in accordance with address information in the message packet and a synchronized routing circuit at each node in the n-dimensional pattern for routing message packets in accordance with the address information in the packets. Preferably the address information in the message packet is relative to the node in which the message packet is being sent and each digit of the address represents the relative displacement of the message packet in one dimension from the node to which the message packet is being sent. Advantageously, the n-dimensional pattern is a Boolean cube of 15 dimensions. With presently available technology, more than one million such processor/memories can be operated in parallel while interconnected by these interconnecting means.
REFERENCES:
patent: 3970993 (1976-07-01), Finnila
patent: 3979728 (1976-09-01), Reddaway
patent: 4229790 (1980-10-01), Gilliland et al.
patent: 4270170 (1981-05-01), Reddaway
patent: 4320500 (1982-03-01), Barberis et al.
patent: 4345326 (1982-08-01), Dieudonne et al.
patent: 4380046 (1983-04-01), Frosch
patent: 4399531 (1983-08-01), Grande et al.
patent: 4523273 (1985-06-01), Adams et al.
IEEE Tutorial: Interconnection Networks for Parallel and Distributed Processing (IEEE Computer Society Press 1984), Preface, Table of Contents & Introduction.
G. B. Adams III et al, "The Extra Strange Cube: A Fault Tolerant Interconnection Network for Supersystems", IEEE Transactions on Computers, vol. C-31, No. 5, pp. 397-408 (May 1982).
Olms Douglas W.
Thinking Machines Corporation
LandOfFree
Method and apparatus for routing message packets does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for routing message packets, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for routing message packets will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1086080