Method and apparatus for conducting bus transactions between two

Details Method and apparatus for conducting bus transactions between two Method and apparatus for conducting bus transactions between two

1995-02-27

1995-10-03

Coleman, Eric

Boots, shoes, and leggings

395427, 395280, 395410, 395296, 395650, 364DIG1, 3642391, 3642384, 3642454, 364245, G06F 1300

Patent

active

054559570

ABSTRACT:
An apparatus and method for communicating characteristics about a memory module to a processor unit. A method and apparatus for communicating memory module characteristics, such as whether the module can communicate in a deterministic mode, memory size, memory speed, memory type and whether the memory is cachable to a processor. In the present invention, the processor asserts a request signal onto the system bus and the memory module corresponding to the address of the request respond with information regarding its characteristics.

REFERENCES:
patent: 4001790 (1977-01-01), Barlow
patent: 4281392 (1981-07-01), Grants et al.
patent: 4323967 (1982-04-01), Peters et al.
patent: 4371928 (1983-02-01), Barlow et al.
patent: 4480307 (1984-10-01), Budde et al.
patent: 4615017 (1986-09-01), Finlay
patent: 4740916 (1988-04-01), Martin
patent: 4742448 (1988-03-01), Sander et al.
patent: 4744025 (1988-05-01), Lipcon et al.
patent: 4751634 (1988-06-01), Burrus, Jr. et al.
patent: 4751671 (1988-06-01), Babetski et al.
patent: 4787028 (1988-11-01), Finfrock et al.
patent: 4787060 (1988-11-01), Boudreau et al.
patent: 4797815 (1989-01-01), Moore
patent: 4803621 (1989-02-01), Kelly
patent: 4807116 (1989-02-01), Katzman et al.
patent: 4847758 (1989-07-01), Olson et al.
patent: 4855901 (1989-08-01), Planteline
patent: 4858038 (1989-08-01), Kazama
patent: 4969085 (1990-11-01), Desjourdy
patent: 4980850 (1990-12-01), Morgan
patent: 5079748 (1990-01-01), Miyatake
patent: 5091850 (1992-02-01), Culley
Young et al, "Two-Chip Set Tackles Disk Control Problems", Computer Design 84 pp. 129-131.
Brumm et al. (1987), Chapters 4, 7, 5, 12, 13 80386 A Programming and Design Handbook.
386 Microprocessor Hardware Reference Manual (1988), Chapter 6, 1, 9, Intel.
8208 Dynamic Ram Controller 3-323--3-337; Intel, Jan. 1985.

Affiliated with

Also associated with

Rating

Method and apparatus for conducting bus transactions between two does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for conducting bus transactions between two, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for conducting bus transactions between two will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1083592