Patent
1992-12-18
1997-08-05
Bowler, Alyssa H.
395290, G06F 1500
Patent
active
056551312
ABSTRACT:
A coprocessor includes processing units, control circuitry, and circuitry for connecting the coprocessor to a host processor. The connecting circuitry includes slave circuitry and master circuitry. The slave circuitry receives requests for coprocessor operations from the host processor's bus and provides signals to the control circuitry so that requested operations are performed. The master circuitry receives requests for data transfer operations from the control circuitry; the master circuitry requests host bus operations and also transfers data between the coprocessor and the host bus to perform requested data transfer operations. The control circuitry includes a control/status register and a control store. The slave circuitry can change data in the control/status register or transfer data from the control/status register to the host bus. The slave circuitry can also transfer data between the host bus and the control store. The master circuitry includes a bus connected to each of the processing units through a register and connected to the host bus through a pipeline of registers. The master circuitry can provide an address or data to be written to the host bus from any of the processing units, and can provide data being read from the host bus to each of a set of processing units. The master circuitry can perform single word or multi-word DMA read and write operations, and can also use the control store as a mailbox for communication with the host processor or other host bus masters. The processing units can operate on data in horizontal format so that corner turning is unnecessary.
REFERENCES:
patent: 3537074 (1970-10-01), Stokes et al.
patent: 4514807 (1985-04-01), Nogi
patent: 4745546 (1988-05-01), Grinberg et al.
patent: 4814973 (1989-03-01), Hillis
patent: 4850027 (1989-07-01), Kimmel
patent: 4873626 (1989-10-01), Gifford
patent: 4907148 (1990-03-01), Morton
patent: 4979102 (1990-12-01), Tokuume
patent: 5038282 (1991-08-01), Gilbert et al.
patent: 5109333 (1992-04-01), Kubota et al.
patent: 5113510 (1992-05-01), Hillis
patent: 5117468 (1992-05-01), Hino et al.
patent: 5129092 (1992-07-01), Wilson
patent: 5148547 (1992-09-01), Kahle et al.
patent: 5216522 (1993-06-01), Ishikawa
patent: 5230042 (1993-07-01), Masaki et al.
patent: 5251295 (1993-10-01), Ikenoue et al.
patent: 5268856 (1993-12-01), Wilson
patent: 5325500 (1994-06-01), Bell et al.
patent: 5375080 (1994-12-01), Davies
patent: 5379438 (1995-01-01), Bell et al.
patent: 5408670 (1995-04-01), Davies
patent: 5428804 (1995-06-01), Davies
patent: 5437045 (1995-07-01), Davies
patent: 5450603 (1995-09-01), Davies
patent: 5450604 (1995-09-01), Davies
European Search Report, EP 93 30 9997, 14 Nov. 1995.
Guttag, K., Gove, R.J., and Van Aken, J.R., "A Single-Chip Multiprocessor for Multimedia: The MVP," IEEE Computer Graphics and Applications, Nov. 1992, pp. 53-64.
Gwennap, L., "TI Previews High-Performance Video Engine," Microprocessor Report, Feb. 15, 1993, p. 14.
Fenwick, D., Redford, J., Stanley, T., and Williams, T., "A VLSI Implementation of the VAX Vector Architecture," COMPCON 90, Feb. 26-Mar. 2, 1990, pp. 115-119.
Bowler Alyssa H.
Follansbee John
Xerox Corporation
LandOfFree
SIMD architecture for connection to host processor's bus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with SIMD architecture for connection to host processor's bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and SIMD architecture for connection to host processor's bus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1081979