Patent
1995-06-07
1997-08-05
Coleman, Eric
39518504, G06F 1130
Patent
active
056550839
ABSTRACT:
A network includes a plurality of computer systems interconnected by a plurality of communication links. At least one of the computer systems includes a resettable computer and a reset circuit. The reset circuit is actuable in response to the receipt of a message containing a received reset code value for generating an interrupt signal and to begin a timing interval, and at the end of said timing interval to generate a reset signal. If the computer is in its normal operational condition, it is responsive to the interrupt signal from the reset circuit to deactuate the reset circuit prior to the end of the time interval to prevent the reset circuit from generating the reset signal. On the other hand, if the computer is in the hung condition, it does not respond to the interrupt signal, and so the reset circuit at the end of the time interval will generate the reset signal to enable the computer to initiate a reset operation.
REFERENCES:
patent: 4621322 (1986-11-01), Suzuki
patent: 4956807 (1990-09-01), Hosaka
patent: 5095444 (1992-03-01), Motles
patent: 5109392 (1992-04-01), Nakano
patent: 5155846 (1992-10-01), Mino
patent: 5276857 (1994-01-01), Hartung
patent: 5341497 (1994-08-01), Younger
patent: 5398332 (1995-03-01), Komoda
patent: 5450576 (1995-09-01), Kennedy
patent: 5513319 (1996-04-01), Finch
patent: 5528756 (1996-06-01), Molnar
Casey Mark J.
Coleman Eric
EMC Corporation
Gunther John M.
Jordan Richard A.
LandOfFree
Programmable rset system and method for computer network does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable rset system and method for computer network, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable rset system and method for computer network will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1081253