Patent
1976-09-03
1979-04-10
Wojciechowicz, Edward J.
357 23, 357 34, 357 46, 357 52, 357 55, 357 56, H01L 2704
Patent
active
041491777
ABSTRACT:
In an oxide isolated semiconductor structure having an epitaxial layer formed on a monocrystalline substrate, a buried, laterally extending, PN junction in said structure, and oxidized isolation regions extending through said epitaxial layer to said PN junction, thereby to form a plurality of electrically isolated pockets of semiconductor material, a dopant is located in those regions of the semiconductor material directly adjacent the oxidized isolation regions. This dopant is often referred to as the field predeposition.
The processes which result in the subsequent formation of insulating material to create isolated epitaxial pockets also result in the formation of a conductive buried region resulting from that portion of the field predeposition between the epitaxial pockets and portions of the wall of the insulating material. If desired, a collector sink then may be formed in the epitaxial pocket without disrupting the function of the conductive buried region. Among other embodiments, the conductive buried region may function as a collector sink bypass to allow manufacture of smaller memory circuits than those heretofore available.
REFERENCES:
patent: 3648125 (1972-03-01), Peltzer
patent: 3975752 (1976-08-01), Nicolay
Colwell Robert C.
Fairchild Camera and Instrument Corporation
MacPherson Alan H.
Winters Paul J.
Wojciechowicz Edward J.
LandOfFree
Method of fabricating conductive buried regions in integrated ci does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating conductive buried regions in integrated ci, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating conductive buried regions in integrated ci will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1074955