Structure which renders faulty data of a cache memory uncacheabl

Details Structure which renders faulty data of a cache memory uncacheabl Structure which renders faulty data of a cache memory uncacheabl

1993-05-28

1996-08-27

Elmore, Reba I.

395456, 395481, G06F 1208

Patent

active

055510043

ABSTRACT:
According to the present invention, faulty isolated bits in the cache memory are made inaccessible to the microprocessor by rendering an appropriate line of data in the cache memory uncacheable to the microprocessor. When faulty data bits are not repairable through conventional repair means such as row/column redundancy, the tag RAM may be programmed with the address of the faulty data bit such that when the microprocessor requests data at that address, a comparator inside the tag RAM generates a signal indicative of a "miss" condition which is an output signal of the tag RAM. The miss condition is communicated to the microprocessor which must access the requested data from main memory. In this way, a cache memory having faulty data bits may still be utilized.

REFERENCES:
patent: 4335459 (1982-06-01), Miller
patent: 4357656 (1982-11-01), Saltz et al.
patent: 5070502 (1991-12-01), Supnik
patent: 5204836 (1993-04-01), Reed
patent: 5317711 (1994-05-01), Bourekas et al.
patent: 5357521 (1994-10-01), Cheng et al.

Affiliated with

Also associated with

Rating

Structure which renders faulty data of a cache memory uncacheabl does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Structure which renders faulty data of a cache memory uncacheabl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure which renders faulty data of a cache memory uncacheabl will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1063259