Static information storage and retrieval – Floating gate – Multiple values
Patent
1995-02-13
1996-08-27
Nelms, David C.
Static information storage and retrieval
Floating gate
Multiple values
36518524, 36518518, G11C 1134
Patent
active
055507727
ABSTRACT:
A non-volatile memory system is disclosed which includes an array of multi-state N channel floating gate memory cells along with associated control circuitry for programming, reading and erasing the cells of the array. Small geometry single transistor memory cells are used which are capable of operating both in the enhancement and the depletion modes of operation. The associated control circuitry includes circuitry for programming selected cells of the array to one of a multiplicity of programmed states, typically four states. At least one of the programmed states results in the cell having a negative threshold voltage, relative to the source region of the cell, thereby indicating depletion mode operation, with the remaining states resulting in the cell having positive threshold voltage. The use of both polarity threshold voltages increases the voltage margin between states thereby enhancing the reliability of read/write operations. The memory read circuitry applies a positive voltage, relative to the source region of the target cell, to the word line associated with the selected cell for carrying out read operations. In addition, the read circuitry applies a negative voltage to the remaining word lines so that deselected cells which are in the same column as the selected cell do not conduct current which would interfere with the reading of the selected cell. This latter feature avoids the necessity of using large geometry split channel memory cells in order to eliminate current flow in deselected cells.
REFERENCES:
patent: 4181980 (1980-01-01), McCoy
patent: 4279024 (1981-07-01), Schrenk
patent: 4357685 (1982-11-01), Daniele et al.
patent: 4698787 (1987-10-01), Mukerjee et al.
patent: 5021999 (1991-06-01), Kohda et al.
patent: 5043940 (1991-08-01), Harari
patent: 5187683 (1993-02-01), Gill
patent: 5204835 (1993-04-01), Eitan
patent: 5346842 (1994-09-01), Bergemont
patent: 5394362 (1995-02-01), Banks
patent: 5418743 (1995-05-01), Tomioka et al.
T. Blyth et al., "A Non-Volatile Analog Storage Device Using EEPROM Technology" ISSCC91/Session 11/Emerging Circuit Technologies/Paper TP11.7, Feb. 14, 1991 (192-193+).
M. Horiguchi et al., "An Experimental Large-Capacity Semiconductor File Memory Using 16-Levels/Cell Storage", IEEE Journal of Solid-State Circuits, vol. 23, No. 1, Feb. 1988, pp. 27-33.
C. Bleiker et al. "Four-State EEPROM using Floating-Gate Memory Cells", IEEE Journal of Solid-State Circuits, vol. SC-22, No. 3, Jun. 1987, pp. 460-463.
N. Saks et al., "Observation of Hot-Hole Injection of NMOS Transistors Using Modified Floating-Gate Technique", U.S. Government Publication, pp. 691-699.
K. Oyama et al., "Novel Erasing Technology for 3.3V Flash Memory with 64Mb Capacity and Beyond", 1992 IEEE, IEDM 92, pp. 607-610.
S. Yamada et al., "A Self-Convergence Erasing Scheme for a Simple Stacked Gate Flash EEPROM", 1991 IEEE, IEDM 91, pp. 307-310.
E. Takeda et al., "Device Performance Degradation Due to Hot-Carrier Injection at Energies Below the Si-Si0.sub.2 Energy Barrier", 1983 IEEE, IEDM 83, pp. 396-399.
K. R. Hofmann et al., "Hot`Electron and Hole-Emission Effects in Short n-Channel MOSFET's", IEEE Transactions on Electron Devices, vol. ED-32, No. 3 Mar. 1985, pp. 691-699.
Y. Nissan-Cohen, "A Novel Floating-Gate Method for Measurement of Ultra-Low Hole and Electron Gate Currents in MOS Transistors", IEEE Electron Device Letters, vol. EDL-7, No. 10, Oct. 1986, pp. 561-563.
R. Bez et al., "A Novel Method for the Experimental Determination of the Coupling Ratios in Submicron EPROM and Flash EEPROM Cells", 1990 IEEE, IEDM 90, pp. 99-102.
Hoang Huan
National Semiconductor Corporation
Nelms David C.
LandOfFree
Memory array utilizing multi-state memory cells does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory array utilizing multi-state memory cells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory array utilizing multi-state memory cells will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1060763