Method for reducing effects of electrical noise in an analog-to-

Details Method for reducing effects of electrical noise in an analog-to- Method for reducing effects of electrical noise in an analog-to-

1986-10-07

1988-05-24

Shoop, Jr., William M.

Communications: electrical

Audible indication

Percussion-type sound producer

364724, H03M 108

Patent

active

047468998

ABSTRACT:
Method for reducing deleterious effects of electrical noise in an analog-to-digital converter wherein both the analog and digital circuitry of the A/D converter are embodied in the same integrated circuit. The method includes sampling an analog input voltage with a first clock signal, generating a second clock signal that is delayed with respect to the first clock signal, and using the second clock signal as a clock for the digital circuitry. In accordance with another aspect of the invention, the method for reducing effects of noise in an A/D converter wherein such noise is generated by a digital decimation filter includes synchronously pipelining the arithmetic operations of the digital decimation filter.

REFERENCES:
patent: 4227185 (1980-10-01), Kronlage
patent: 4495591 (1985-01-01), Loomis, Jr.

Affiliated with

Also associated with

Rating

Method for reducing effects of electrical noise in an analog-to- does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for reducing effects of electrical noise in an analog-to-, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for reducing effects of electrical noise in an analog-to- will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1060659