Boots – shoes – and leggings
Patent
1989-09-06
1996-08-27
Trans, Vincent N.
Boots, shoes, and leggings
364489, G06F 1750
Patent
active
055507140
ABSTRACT:
Disclosed is here units or processing steps respectively for detecting loops in a logic circuit to determine logic levels associated with first coordinates of respective elements such that a location where the overlapping of the loops develop the maximum value is assigned as a feedback routing, for determining positional relationships between elements at the reference level to relieve congestion of routings in the vicinity of the reference level, for sequentially achieving the maximum matching on a bipartite graph constituted with connective relationships of the elements for each level beginning from the reference level to determine positional relationships related to second coordinates so as to assign elements associated with each other to the same position, and for defining virtual routing length to achieve routing in accordance with a result of sorting by use of the virtual routing lengths.
REFERENCES:
patent: 3735109 (1973-05-01), Berthelemy et al.
patent: 4752887 (1988-06-01), Kuwahara
patent: 4813013 (1989-03-01), Dunn
patent: 4852015 (1989-07-01), Doyle, Jr.
patent: 4855929 (1989-08-01), Nakajima
patent: 4868785 (1989-09-01), Jordan et al.
patent: 4914568 (1990-04-01), Kodosky et al.
patent: 4922432 (1990-05-01), Kobayashi et al.
patent: 5038294 (1991-08-01), Arakawa et al.
patent: 5046012 (1991-09-01), Morishita et al.
"Automatic Generation of Digital System Schematic Diagrams" by Arya et al., IEEE 22nd Design Automation Conf., 1985, pp. 388-395.
"Outline of System for Automacally Creating Drawing for Functional Logic Design" by Manabe et al., 30th National Conf. (First Half of 1985) of the Information Processing Society of Japan, pp. 1935-1936.
"Enhancing Knowledge Representation in Engineering Databases" by D. J. Hartzband et al., IEEE Trans. on Computer, Sep. 1985, pp. 39-48.
T. Hasegawa, et al, "A Visibility-Oriented Construction System for Logic Diagrams," Systems and Computers in Japan, vol. 17, No. 7, pp. 40-48, Jul. 1986.
E. Dekel, et al, "A Parallel Matching Algorithm for Convex Bipartite Graphs and Applications to Scheduling", Journal of Parallel and Distributed Computing, vol. 1, No. 2, pp. 185-205, Nov. 1984.
Technical Report CAS84-134 (1984), The Institute of Electronics and Communication Engineers of Japan, pp. 47 to 54.
30th National Conv. Record of the Info. Processing Society of Japan (1st period of 1985), pp. 1901-1904, 1973, 1974.
Computer-Aided Design, vol. 15, No. 3, May 1983, pp. 115-122.
24th ACM/IEEE Design Automatic Conf. (Paper 25.4), pp. 435-442.
Matsushita Electric - Industrial Co., Ltd.
Trans Vincent N.
LandOfFree
Schematic generator and schematic generating method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Schematic generator and schematic generating method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Schematic generator and schematic generating method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1060218