Neuron unit, neural network and signal processing method

Details Neuron unit, neural network and signal processing method Neuron unit, neural network and signal processing method

1992-05-28

1994-07-26

MacDonald, Allen R.

G06F 1518

Patent

active

053332415

ABSTRACT:
A neuron unit processes a plurality of input signals and outputs an output signal which is indicative of a result of the processing. The neuron unit includes input lines for receiving the input signals, a forward process part including a supplying part for supplying weight functions and an operation part for carrying out an operation on each of the input signals using one of the weight functions and for outputting the output signal, and a self-learning part including a generating part for generating new weight functions based on errors between the output signal of the forward process part and teaching signals and a varying part for varying the weight functions supplied by the supplying part of the forward process part to the new weight functions generated by the generating part.

REFERENCES:
patent: 3293609 (1966-12-01), Martin
patent: 3601811 (1971-08-01), Yoshino
patent: 4193115 (1980-03-01), Albus
patent: 4807168 (1989-02-01), Moopenn et al.
patent: 4893255 (1990-01-01), Tomlinson, Jr.
patent: 4918618 (1990-04-01), Tomlinson, Jr.
patent: 4941122 (1990-07-01), Weideman
patent: 4974169 (1990-11-01), Engel
patent: 4990838 (1991-02-01), Kawato et al.
patent: 5043913 (1991-08-01), Furutani
patent: 5048100 (1991-09-01), Kuperstein
patent: 5093899 (1992-03-01), Hiraiwa
patent: 5095443 (1992-03-01), Watanabe
patent: 5129038 (1992-07-01), Kohda et al.
Hirai, Yuzo et al., "Design of a Completely Digital Neuro-Chip", Integrated Circuit Study Group of the Electronic Information Communication Society, Dec. 16, 1988, pp. 89-93.
Banzhaf, "On a Simple Stochastic Neuron-Like Unit", Biological Cybernetics., 60, 1988, pp. 155-160.
Duranton, M., et al., "A General Purpose Digital Architecture for Neural Network Simulations", First Conference on Artificial Neural Networks, Oct. 16-18, 1989, pp. 62-66.
Eberhardt, S. et al., "Design of Parallel Hardware Neural Network Systems from Custom Analog VLSI `Building Block` Chips", IJCNN, Jun. 18-22, 1989, vol. 2, pp. 183-190.
Furman, B., et al., "An Analog CMOS Backward Error-Propagation LSI", First Annual INNS Symposium, 1988.
Wike, W., et al., "The VLSI Implementation of STONN", IJCNN, 1990, vol. 2, pp. 593-598.
Murray, A. F., and Smith, A. V. W., "Asynchronous VLSI Neural Networks Using Pulse-Stream Arithmetic", IEEE Journal of Solid-State Circuits, vol. 23, No. 3, Jun. 1988, pp. 688-697.
Suzuki, Y. and Atlas, L. E., "A study of Regular Architectures for Digital Implementation of Neural Networks", IEEE International Symposium on Circuits and Systems, May 8-11, 1989, pp. 82-85.
Treleaven, P., et al., "VLSI Architecture for Neural Networks", IEEE Micro, Dec. 1989, pp. 8-27.
Martinez, T., "Digital Neural Networkis", Proceedings of the 1988 IEEE Conference on Systems, Man and Cybernetics, Aug. 8-12, 1988, pp. 681-684.
Widrow, B., et al., "Layered Neural Nets for Pattern Recognition", IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 36, No. 7, Jul. 1988, pp. 1109-1118.
Yasunaga, M., et al., "A Wafer Scale Integration Neural Network Utilizing Completely Digital Circuits", Proc. of the IJCNN, Jun. 18, 1989, vol. 2, pp. 213-217.
Ito et al., "A Neural Network Model Extracting Features Form Speech Signals", Electronic Information Communication Society Papers Feb. 1987 vol. J70-D No. 2.
Murray et al., "Asynchronous Arithmetic for VLSI Neural Systems", Electronic Letters Jun. 4, 1987, vol. 23, No. 12.
Murray et al., "A Novel Computational and Signalling Method for VLSI Neural Networks", Digest of Technical Papers ESSCIRC '87 Thirteenth European Solid-State Circuits Conference, Sep. 23-25, 1987.
Kamada et al., "Digital Neuron Model", 1988 Electronic Information Communication Society Spring National Conference.
Yoshida et al., "Neural Coupling Model of Visual Domain", 1974 Electronic Communication Society National Conference.
K. Fukushima, "Cognitron", 1974 Electronic Communication Society National Conference.
K. Fukushima, "Improvement in Pattern-Selectivity of a Cognitron", Electronic Communication Society Papers Oct. 1979 vol. J62-A No. 10.

Affiliated with

Also associated with

Rating

Neuron unit, neural network and signal processing method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Neuron unit, neural network and signal processing method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Neuron unit, neural network and signal processing method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1057225