Boots – shoes – and leggings
Patent
1994-02-28
1996-08-13
Donaghue, Larry D.
Boots, shoes, and leggings
395375, 364DIG1, 36423223, 36423222, 3642318, 3642394, G06F 9345, G06F 938
Patent
active
055465978
ABSTRACT:
An instruction dispatch circuit is disclosed that improves instruction execution throughput for a processor. The instruction dispatch circuit comprises an instruction buffer with a plurality of instruction entries and a content addressable memory array having at least one cam entry corresponding to each instruction entry. Each cam entry stores at least one source tag for the corresponding instruction entry. The content addressable memory array matches to a result tag from an execution circuit over a result bus, wherein the execution circuit transfers the result tag over the result bus at least one clock cycle before transferring a corresponding result data value over the result bus. Each cam entry generates a cam match signal used to determine whether data dependent instruction are ready for dispatch.
REFERENCES:
Patterson et al.; Computer Architecture A Quantitative Approach, 1990, pp. 261-269.
Mike Johnson, "Superscalar Microprocessor Design", entire book, Prentice Hall, 1991.
V. Popescu, et al., "The Metaflow Architecture", IEEE Micro, 1991, pp. 10-13, and 63-73.
Colwell Robert P.
Fetterman Michael A.
Glew Andrew F.
Hinton Glenn J.
Martell Robert W.
Donaghue Larry D.
Intel Corporation
LandOfFree
Ready selection of data dependent instructions using multi-cycle does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Ready selection of data dependent instructions using multi-cycle, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ready selection of data dependent instructions using multi-cycle will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1057055