1994-07-07
1996-08-13
Teska, Kevin
G06F 9455
Patent
active
055465668
ABSTRACT:
An emulation system for emulating an application specific integrated circuit (ASIC) type microcomputer including a central processing unit, a user specific peripheral function unit and a user specific logic circuit, which are integrated together on a single chip. The emulation system includes a first integrated circuit for emulating the central processing unit, and second and third integrated circuits each of which comprises the ASIC-type microcomputer. Each of the second and third integrated circuits can selectively operate in a first evaluation chip mode in which the central processing unit and the user specific logic circuit are isolated from an internal bus, and in a second evaluation chip mode in which the central processing unit and the user specific peripheral function unit are isolated from the internal bus. The first integrated circuit is connected through an peripheral bus to the internal bus of each of the second and third integrated circuits. The second integrated circuit is put in the first evaluation chip mode for emulating the peripheral function unit, and the third integrated circuit is put in the second evaluation chip mode for emulating the logic circuit.
REFERENCES:
patent: 4527234 (1985-07-01), Bellay
patent: 4674089 (1987-06-01), Poret et al.
patent: 5062034 (1991-10-01), Bakker
patent: 5101498 (1992-03-01), Ehlig et al.
patent: 5331571 (1994-07-01), Aronoff et al.
patent: 5339262 (1994-08-01), Rostoker et al.
patent: 5432708 (1995-07-01), Mohsen
European Search Report EP 94 11 0607, dated Sep. 28, 1994.
"In Circuit-Emulation in ASIC Architectural Core Designs", by D. Pasternak and T. Hike, IEEE, CH1234-5/89/0000, 1989, pp. 6-4.1-6-4.4.
"Computer-Aided Prototyping for ASIC-Based Systems", by S. Walters, IEEE Design and Test of Computers, 0740-7475/91/0006, 1991, pp. 4-10.
"High-Level Synthesis applied to an ASIC Emulation Board", by N. Wehn et al., IEEE, 0-8186-2845-6/92, 1992, pp. 59-64.
"High-Level Synthesis in a Rapid Prototype Environment for Mechatronic System", by N. Wehn et al., IEEE, 0-8186-2780-8/92, 1992, pp. 188-193.
"A Validation Strategy for Embedded Core ASICS", by R. Hasslen and N. Zafar, IEEE, TH303-8/90/0000, 1990, pp. 5-3.1 -5-3.2.
"Logic Cell Emulation for ASIC In-Circuit Emulators", by S. Cravatta, IEEE, TH303-8/90/0000, 1990, pp. 5-2.1-5-2.4.
Frejd Russell W.
NEC Corporation
Teska Kevin
LandOfFree
Emulation system for microcomputer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Emulation system for microcomputer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Emulation system for microcomputer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1056624