Patent
1994-12-09
1996-08-13
Harvey, Jack B.
395281, 395296, 395302, 395375, G06F 1314
Patent
active
055465455
ABSTRACT:
A rotating priority selection circuit executes a priority scheme for the purpose of selecting which of several possible instructions that should be executed next in a microprocessor design that allows for the execution of out of sequence instructions. The priority logic circuit selects instructions for execution based executing the oldest, by age, pending instruction if it is ready (i.e., operands available), but if the oldest instruction is not ready, then executing the next to oldest if it is ready and so on. The topology used borrows from a concept used for fast parallel adders. Logic at each node in the circuit produces the equivalent of a carry generate and a carry propagate. "Carries" are routed around the loop to cause input responses which are lower in priority to be suppressed. This loop is broken, so as not to feed back on itself, at the node which is pointed to by the pointer bus. The number of gate delays in this network is half that of prior schemes.
REFERENCES:
patent: 4887084 (1989-12-01), Yamaguchi
patent: 4914574 (1990-04-01), Terada et al.
patent: 5095460 (1992-03-01), Rodeheffer
patent: 5222218 (1993-06-01), Smith
patent: 5274785 (1993-12-01), Kuddes et al.
patent: 5321640 (1994-06-01), Anderson et al.
patent: 5388249 (1995-02-01), Hotta et al.
Harvey Jack B.
International Business Machines - Corporation
Peterson Jr. Charles W.
Phan Raymond N.
LandOfFree
Rotating priority selection logic circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Rotating priority selection logic circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Rotating priority selection logic circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1056364