Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – With particular signal path connections
Patent
1993-06-23
1996-08-13
Carroll, J.
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
With particular signal path connections
257202, 257204, 257529, H01L 2702, H01L 2710, H01L 2715
Patent
active
055459048
ABSTRACT:
Customizable semiconductor/devices, integrated circuit gate arrays and techniques to produce same are disclosed. The devices comprise integrated circuit blanks having a collection of semiconductor elements and at least one metal layer including fusible links interconnecting said collection of semiconductor elements into an inoperably connected integrated circuit blank. At least one metal layer is first etched thereby to define a pattern of conductors. A passivation layer is provided over at least one metal layer, afterwhich at least one metal layer is etched a second time for selectably removing the fusible links, thereby converting the inoperable integrated circuit blank into a selected operable electronic function.
REFERENCES:
patent: 3925684 (1975-12-01), Gaskill, Jr. et al.
patent: 4124899 (1978-11-01), Birkner
patent: 4197555 (1980-04-01), Uehara
patent: 4233671 (1980-11-01), Gerzberg
patent: 4238839 (1980-12-01), Redfern et al.
patent: 4240094 (1980-12-01), Mader
patent: 4325169 (1982-04-01), Ponder et al.
patent: 4356504 (1982-10-01), Tozun
patent: 4412237 (1983-10-01), Matsumura et al.
patent: 4455495 (1984-06-01), Masuhara et al.
patent: 4476478 (1984-10-01), Noguchi et al.
patent: 4536949 (1985-08-01), Takayama et al.
patent: 4590589 (1986-05-01), Gerzberg
patent: 4795720 (1989-01-01), Kawanabe et al.
patent: 4795770 (1989-01-01), Kawanabe
patent: 4924287 (1990-05-01), Orbach
N. H. E. Weste et al., Principles of CMOS VLSI Design, A Systems Perspective, Addison-Wesley (Jun. 1988) pp. 241-244, 370, 374.
Full English Translation of Ono, Kokai 53-78789 Japan (Jul. 1978).
North, J. et. al. "Laser Coding of Bipolar Read-only Memories" IEEE International of Solid-State Devices, vol. SC-11, No. 4, Aug. 1976 pp. 500-505.
Schuster, S. "Selective Metallization Removal For Redundancy" IBM Tech Disc Bull vol. 15 No. 2, Jul. 1972 pp. 551-552.
C. J. Boisert, "One Day Prototype Laser Programmed Arrays", 8079 Electro/86 and Mini/Micro Northeast, 11 (1986) Conference Record, Los Angeles, CA, US pp. 1-4.
R. M. Fisher, "Nonvolatile Memories", IEEE International Solid State Circuits Conference, vol. 25, Feb. 1982, New York, USA, pp. 114-115.
Disclosed Figures BA-1, BA-2 and BA-3 of U.S. Pat. No. 5,049,969.
Carroll J.
Quick Technologies Ltd.
LandOfFree
Personalizable gate array devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Personalizable gate array devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Personalizable gate array devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1049962