Fishing – trapping – and vermin destroying
Patent
1996-01-29
1996-08-13
Tsai, H. Jey
Fishing, trapping, and vermin destroying
437 60, 437919, H01L 2170, H01L 2700
Patent
active
055455859
ABSTRACT:
A novel method is presented for making an array of stacked capacitors on DRAM circuits. Chemical/Mechanical Polishing (CMP) is used to form "globally" a very planar surface on an insulating layer across the substrate. By virtue of this global planarization three additional insulating layers deposited consecutively thereon, also provide a very planar surface for exposing and developing high fidelity (distortion free) photoresist images. Subsequent anisotropic plasma etching of deposited layers on these planar surfaces also provide residue free (strings) structures. Stacked capacitors are then fabricated by etching contact openings in the insulating layers to the source/drain areas of FETs on the substrate. Alternate insulating layers having different etch rates are isotropic wet etched in the contact openings to recess and form fin-shaped profiles in the openings sidewalls. A polysilicon layer is deposited on the planar insulating layer surface and in the contact openings, and patterned forming fin-shaped bottom electrodes. The planar insulating layers are removed, and the capacitors are completed by forming a thin dielectric on the bottom electrode, and depositing and patterning the top polysilicon electrode.
REFERENCES:
patent: 5053351 (1991-10-01), Fazan et al.
patent: 5164881 (1992-11-01), Ahu
patent: 5185282 (1993-02-01), Lee et al.
patent: 5403767 (1995-04-01), Kim
Liang Mong-Song
Su Chung-Hui
Wang Chen-Jong
Wuu Shou-Gwo
Saile George O.
Taiwan Semiconductor Manufacturing Company
Tsai H. Jey
LandOfFree
Method of making a dram circuit with fin-shaped stacked capacito does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making a dram circuit with fin-shaped stacked capacito, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a dram circuit with fin-shaped stacked capacito will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1047750