Logic circuit and design method for improved testability

Details Logic circuit and design method for improved testability Logic circuit and design method for improved testability

1989-04-14

1991-06-25

Atkinson, Charles E.

Excavating

364488, G01R 3128, G06F 1560

Patent

active

050273558

ABSTRACT:
A method for designing integrated circuits for improved testability. A main logic function operable in initialization and test modes is defined in terms of component logic macros. Testability circuitry for generating CLEAR, CLEAR0 and CLEAR1 testability signals is also defined. The CLEAR signals have the first logic state during system operation in the initialization mode, and first and second logic states equal amounts of time during the test mode. The CLEAR0 signals have the first logic state during the initialization mode, and have the second logic state most of the time and the first logic state the remainder of the time during the test mode. The CLEAR1 signals have the first logic state during the initialization mode, and have the first logic state most of the time and the second logic state the remainder of the time during the test mode. First-type macros, such as multiplexers having Select or other inputs requiring CLEAR signals during the test mode, are identified. Second-type macros such as flip flops having clear, set or other inputs requiring CLEAR0 signals during the test mode are identified. Third-type macros such as flip flops having Enable or other inputs requiring CLEAR1 signals during the test mode are identified. Interconnections between the identified first, second and third-type macros and associated CLEAR, CLEAR0 and CLEAR1 signals are defined. Both logic and timing simulations and testability analysis on the integrated circuit can then be performed before the main logic function is redefined.

REFERENCES:
patent: 4509008 (1985-04-01), Das Gupta et al.
patent: 4701920 (1987-10-01), Resnick et al.
patent: 4703484 (1987-10-01), Rolfe et al.
patent: 4791578 (1988-12-01), Fazio et al.
patent: 4816999 (1989-03-01), Berman et al.
T. C. Hu et al., "Theory and Concepts of Circuit Layout", IEEE Press, pp. 3-18, 1985.
Sharad C. Seth et al., "Predict-Probabilistic Estimation of Digital Circuit Testability", IEEE Press, 1985, pp. 220-225.
Sunil K. Jain et al., "Stefan: An Alternative To Fault Simultation", IEEE Press, 1984, pp. 18-23.
Control Data Corp., Engineering Specification entitled "Design Guide for the VLSI-7118 CMOS Gate Array", 1986, pp. 1 and 128-133.

Affiliated with

Also associated with

Rating

Logic circuit and design method for improved testability does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic circuit and design method for improved testability, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic circuit and design method for improved testability will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1046106