Small contactless RAM cell

Details Small contactless RAM cell Small contactless RAM cell

1990-02-15

1991-12-10

Hille, Rolf

357 239, 357 43, 357 59, 357 67, H01L 2702

Patent

active

050722751

ABSTRACT:
There is disclosed a static RAM cell and MOS device for making the cell along with a process for making the types of devices disclosed. The devices is an MOS device built in an isolated island of epitaxial silicon similar to bipolar device isolation islands, and has single level polysilicon with self-aligned silicide coating for source, drain and gate contacts such that no contact windows need be formed inside the isolation island to make contact with the transistor. The static RAM cell formed using this device uses extensions of the polysilicon contacts outside the isolation islands as shared nodes to implement the conventional cross coupling of various gates to drain and source electrodes of the other transistors in the flip flop. Similarly, extensions of various gate, source and drain contact electrodes are used as shared word lines, and shared Vcc and ground contacts.

REFERENCES:
patent: 4305200 (1981-12-01), Fu et al.
patent: 4381953 (1983-05-01), Ho et al.
patent: 4384301 (1983-05-01), Tasch, Jr. et al.
patent: 4396933 (1983-08-01), Magdo et al.
patent: 4399519 (1983-08-01), Masuda et al.
patent: 4445268 (1984-05-01), Hirao
patent: 4450620 (1984-05-01), Fuls et al.
patent: 4453306 (1984-06-01), Lynch et al.
patent: 4462149 (1984-07-01), Schwabe
patent: 4481524 (1984-11-01), Tsujide
patent: 4484388 (1984-11-01), Iwasaki
patent: 4507847 (1985-04-01), Sullivan
patent: 4519126 (1985-05-01), Hsu
patent: 4524377 (1985-06-01), Eguchi
patent: 4536945 (1985-08-01), Gray et al.
patent: 4609568 (1986-09-01), Koh et al.
patent: 4613885 (1986-09-01), Haken
patent: 4621276 (1986-11-01), Malhi
patent: 4641170 (1987-02-01), Ogura et al.
patent: 4647958 (1987-03-01), Gardner
patent: 4656731 (1987-04-01), Lam et al.
patent: 4764480 (1988-08-01), Vora
patent: 4764798 (1988-08-01), Kawabata
patent: 4804636 (1989-02-01), Groover, III et al.
patent: 4821085 (1989-04-01), Haken et al.
patent: 4890141 (1989-12-01), Tang et al.
IEEE Transactions on Electron Devices, vol. ED-32, No. 2, Feb. 1985, "1.0 .mu.m N-Well CMOS/Bipolar Technology", by Momose et al., pp. 217-223.
Analysis and Design of Digital Integrated Circuits, pp. 40-42, 1983, by Hodges et al.
Microelectronics-Digital and Analog Circuits and Systems, pp. 96, 100, 103-104, 1979 by Millman.
Basic Integrated Circuit Engineering, pp. 198-207, 1975, by Hamilton.
Chen et al., "A New Device Interconnect Scheme for Sub-Micron VLSI," IEDM 1984, pp. 118-120.
R. Beresford, "Special Report: IEDM Devices Meeting Probes the Limits of Semiconductors and Circuitry," Electronics International (15 Dec. 1982), 55(25):138-145.
H. Chao et al., "High Capacitance Dynamic Random-Access Memory Cell with Self-Aligned Storage Capacitor," IBM Technical Disclosure Bulletin (Oct. 1983), 26(5):2597-2599.
V. L. Rideout, "Fabricating Low Resistance Interconnection Lines and FET Gates in a Single Step," IBM Technical Disclosure Bulletin (Aug. 1978), 21(3):1250-1251.
W. Muller et al., "A 256 Kbit Dynamic RAM in 2 um Polycide Gate Technology with Laser Redundancy", Siemens Forschungsund Entwicklungsberichte (1984), 13(5):202-207.

Affiliated with

Also associated with

Rating

Small contactless RAM cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Small contactless RAM cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Small contactless RAM cell will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1044276