Isolated semiconductor macro circuit

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

357 49, 357 50, 357 51, 357 86, H01L 2704, H01L 2712, H01L 2702

Patent

active

050271830

ABSTRACT:
Individual stages of a multistage electronic receiver include a pair of conductive isolation regions around each stage to isolate each stage from the other stages and thereby prevent feedback and external noise problems. Each pair of isolation regions includes a P+ ring and an N+ ring adjacent to each other to shunt hole carriers and electron carriers, respectively. Removal of the carriers does not have to wait for recombination of the carriers. The region which has the same conductivity type as the substrate extends entirely through an epitaxial or diffused layer to the substrate to collect hole carriers in the substrate.

REFERENCES:
patent: 3474285 (1969-10-01), Gretzberger
patent: 3617399 (1971-11-01), Fowler
patent: 3772577 (1973-11-01), Planey
patent: 3777230 (1973-12-01), Can et al.
patent: 3928091 (1975-11-01), Tachi et al.
patent: 3961354 (1976-06-01), Kuwagata
patent: 3992232 (1976-11-01), Kaji et al.
patent: 3993513 (1976-11-01), O'Brien
patent: 3998673 (1976-12-01), Chow
patent: 4152823 (1979-05-01), Hall
patent: 4240843 (1980-12-01), Celler et al.
patent: 4257060 (1981-03-01), Kawamata et al.
patent: 4398206 (1983-08-01), Neilson
patent: 4419684 (1983-12-01), Sakai et al.
patent: 4446476 (1983-06-01), Isaac et al.
patent: 4514749 (1985-04-01), Shoji
patent: 4541000 (1985-09-01), Colquhoun
patent: 4578695 (1986-11-01), Delaporte et al.
patent: 4585958 (1986-04-01), Chung et al.
patent: 4628343 (1986-12-01), Komatsu
patent: 4641108 (1987-02-01), Gill, Jr.
patent: 4691224 (1987-09-01), Takada
patent: 4725747 (1988-02-01), Stein et al.
patent: 4729816 (1988-03-01), Nguyen et al.
patent: 4757363 (1988-07-01), Bohm et al.
patent: 4796073 (1989-01-01), Bledsoe
patent: 4861731 (1989-08-01), Bhagat
IBM Technical Disclosure Bulletin, vol. 31, No. 7, Dec. 1988.
IBM TDB, vol. 9, No. 9, Feb. 1967, p. 1229, "Low-Capacitance, Monolithic Integrated Circuit", V. Doo et al.
IBM TDB, vol. 20, No. 10, Mar. 1978, pp. 3966-3967, "Integrated NPN-PNP Driver Circuit", E. Klink et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Isolated semiconductor macro circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Isolated semiconductor macro circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Isolated semiconductor macro circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1044169

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.