Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1982-01-18
1984-02-21
Anagnos, Larry N.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307262, 307297, 307594, 307597, 307602, 365233, H03K 5135, H03K 17284, H03L 100
Patent
active
044332521
ABSTRACT:
A signal generating circuit for an integrated circuit device responsive to first and second externally applied input signals occurring at a predetermined time interval in which the performance of a first input signal responsive circuit is made to vary inversely with respect to the performance of other internal signal generating circuits such that internally generated signals will occur at a predetermined time with respect to the external input signals regardless of the influence of variable parameters. Power dissipation of the first input signal responsive circuit also varies inversely with respect to that of other circuits present on the integrated circuit device so that total power dissipation is minimized.
REFERENCES:
patent: 3508084 (1970-04-01), Warner, Jr.
patent: 3757200 (1973-09-01), Cohen
patent: 3778784 (1973-12-01), Karp et al.
patent: 3906464 (1975-09-01), Lattin
patent: 3959781 (1976-05-01), Mehta et al.
patent: 3961269 (1976-06-01), Alvarez, Jr.
patent: 3970875 (1976-07-01), Leehan
patent: 4008406 (1977-02-01), Kawagoe
patent: 4016434 (1977-04-01), DeFilippi
patent: 4239991 (1980-12-01), Hong et al.
Bula et al., "On-Chip Clock Generator"; IBM Tech. Discl. Bull.; vol. 21, No. 2, pp. 734-737; 7/1978.
Erickson, "Automatic Skew Compensator for LSI Clock Circuits"; IBM Tech. Discl. Bull.; vol. 21, No. 7, pp. 2998-2999; 12/1978.
Askin et al., "FET Device Parameters Compensation Circuit", IBM Tech. Discl. Bull., vol. 14, No. 7, pp. 2088-2089, Dec. 1971.
Grunberg et al., "A Bias Circuit Compensated for Threshold and Supply Variations", IBM Tech. Discl. Bull., vol. 16, No. 1, pp. 25-26, Jun. 1973.
Kruggel, "High-Performance Enhancement Mode FET Logic", IBM Tech. Discl. Bull., vol. 17, No. 8, p. 2230, Jan. 1975.
Anagnos Larry N.
International Business Machines - Corporation
Walter, Jr. Howard J.
LandOfFree
Input signal responsive pulse generating and biasing circuit for does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Input signal responsive pulse generating and biasing circuit for, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input signal responsive pulse generating and biasing circuit for will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1037713