Fishing – trapping – and vermin destroying
Patent
1991-07-10
1993-01-19
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437 48, 437 52, H01L 2170
Patent
active
051806835
ABSTRACT:
A semiconductor memory device according to the present invention comprises a memory cell having one transistor and one stacked capacitor. The stacked capacitor is stacked on the surface of a semiconductor substrate. Further, the stacked capacitor has a structure extending on a gate electrode and a word line through an insulating layer. A lower electrode layer of the capacitor had various concave/convex shapes, i.e. step portions and projecting portions formed on the surface thereof. These shapes are made by employing various etching processes. The lower electrode layer has such various concave/convex shapes formed thereon, so that a surface area and capacitance of the capacitor can be increased.
REFERENCES:
patent: 4742018 (1988-05-01), Kimura et al.
patent: 4754313 (1988-06-01), Takemae et al.
patent: 5012310 (1991-04-01), Kimura et al.
patent: 5025295 (1991-06-01), Kuesters et al.
patent: 5028990 (1991-07-01), Kotaki et al.
patent: 5045899 (1991-09-01), Arimoto
patent: 5071783 (1991-12-01), Taguchi et al.
patent: 5075762 (1991-12-01), Kondo et al.
Eimori Takahisa
Kimura Hiroshi
Ozaki Hiroji
Satoh Shin-ichi
Tanaka Yoshinori
Chaudhuri Olik
Mitsubishi Denki & Kabushiki Kaisha
Ojan Ourmazd S.
LandOfFree
Method of manufacturing stacked capacitor type semiconductor mem does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing stacked capacitor type semiconductor mem, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing stacked capacitor type semiconductor mem will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-101899