Clock synchronization device in data transmission system

Details Clock synchronization device in data transmission system Clock synchronization device in data transmission system

1984-06-06

1986-02-25

Bookbinder, Marc E.

Pulse or digital communications

Spread spectrum

Direct sequence

328 63, 370108, 375110, H04L 700

Patent

active

045731730

ABSTRACT:
A circuit for obtaining a clock pulse synchronized to a data signal received at a receiving side, which has a plurality of clock pulses having a repetition frequency equal to that of a clock in a transmission side but being different from one another in phase. On reception of the first data bit of the received data signal, the timing of the first data bit is detected at a detection circuit in reference to the plurality of clock pulses. According to the detected timing, a selector circuit selects one of the plurality of clock pulses with a predetermined constant phase difference from the received data signal.
The detection circuit comprises D-type flip-flops, and the selector circuit comprises AND gates.

REFERENCES:
patent: 4119796 (1978-10-01), Jones
patent: 4208724 (1980-06-01), Rattlingourd
patent: 4400666 (1983-08-01), Sekiguchi

Affiliated with

Also associated with

Rating

Clock synchronization device in data transmission system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock synchronization device in data transmission system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock synchronization device in data transmission system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1015664