Data processor

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

364239, 3642426, 36424291, G06F 1314

Patent

active

050459970

ABSTRACT:
The efficiency of a processor in which a packet is stored in a receiver buffer, processed in a central processing unit, and sent out via a transmitter buffer, is low. According to the invention, data is transferred to a high-speed memory via the receiver memory. When the high-speed memory is filled with data, the data is processed by the CPU, and the packet is transmitted from the high-speed memory via the transmitter memory. A competition control section is provided to control data accesses in the sequential operation.

REFERENCES:
patent: 4245299 (1981-01-01), Woods et al.
patent: 4453214 (1984-06-01), Adcock
patent: 4536839 (1985-08-01), Shah et al.
patent: 4639862 (1987-01-01), Wada et al.
patent: 4654788 (1987-03-01), Boudreau et al.
patent: 4780812 (1988-10-01), Freestone et al.
Intel Advance Information, "iMCC Map Communications Controller Component Set", Oct. 1987.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Data processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1013652

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.