Method and apparatus for error detection and processing

Details Method and apparatus for error detection and processing Method and apparatus for error detection and processing

1990-11-28

1993-10-05

Beausoliel, Jr., Robert W.

Excavating

371 62, 341 94, G06F 1100

Patent

active

052512207

ABSTRACT:
An Off-premises CATV system having an interdiction apparatus includes a remote microprocessor which receives commands and data from the headend over the cable distribution plant. The data is in a modified Manchester format (biphase-M) at 19.2 K baud which is then frequency modulated on a carrier of 108.2 MHz. A receiver detects the base band signal and outputs a serial digital signal to one input port pin of the microprocessor. The microprocessor rejects incorrect messages by measuring the duration between the negative transitions in the data signal. For those negative transitions which do not fall within predetermined windows where data transitions or a start of message character should be, an error is detected and the message is discarded.

REFERENCES:
patent: 3524164 (1970-08-01), Cox et al.
patent: 3806918 (1974-04-01), Cauthron et al.
patent: 4122441 (1978-10-01), Robinson et al.
patent: 4304003 (1981-12-01), Kaizawa et al.
patent: 4545055 (1985-11-01), Patel
patent: 4807260 (1989-02-01), Solina
patent: 4813044 (1989-03-01), Kumar et al.
patent: 4839907 (1989-06-01), Saneski
patent: 5036460 (1991-07-01), Takahira et al.

Affiliated with

Also associated with

Rating

Method and apparatus for error detection and processing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for error detection and processing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for error detection and processing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1010949