Phased memory addressing for noise reduction in an electronic mu

Details Phased memory addressing for noise reduction in an electronic mu Phased memory addressing for noise reduction in an electronic mu

1985-02-06

1987-03-03

Witkowski, Stanley J.

Music

Instruments

84 126, G10H 102, G10H 106, G10H 700

Patent

active

046466088

ABSTRACT:
In a musical instrument in which a plurality of data words corresponding to the amplitudes of a corresponding number of evenly spaced points defining a cycle of an audible musical waveform are transformed at an average rate corresponding to the fundamental frequency of the tone being generated, a frequency generator is provided using a single clock source for selectively producing the entire frequency range of selected musical notes. A non-integer frequency generator is implemented which periodically adds a frequency number, corresponding to an actuated keyswitch, to itself in an accumulator. The integer portion of the accumulator content is used to address out waveshape values stored in a memory. The decimal portion of the accumulator content is used to select the time at which either the current read out waveshape data value or a previously read out waveshape data value is converted into an analog signal by means of a digital-to-analog converter. The time selection reduces the undesirable spectral noise components produced by the unequally spaced advance of the waveshape addresses associated with the integer portion of the accumulated content.

REFERENCES:
patent: 4022098 (1977-05-01), Deutsch
patent: 4085644 (1978-04-01), Deutsch
patent: 4114496 (1977-05-01), Deutsch

Affiliated with

Also associated with

Rating

Phased memory addressing for noise reduction in an electronic mu does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phased memory addressing for noise reduction in an electronic mu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phased memory addressing for noise reduction in an electronic mu will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1010469