Fishing – trapping – and vermin destroying
Patent
1991-01-31
1993-10-05
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437 32, 437126, 437131, 437132, H01L 21265, H01L 2120
Patent
active
052504484
ABSTRACT:
A heterojunction bipolar transistor of this invention is a miniaturized heterojunction bipolar transistor wherein at least one of an emitter layer and a collector layer is formed of a semiconductor material having a wider band gap than a material of a base layer. A method of fabricating the transistor includes the steps of forming a first semiconductor layer of a first conductivity type on a substrate, which first semiconductor layer serves as a collector layer, etching an unnecessary portion of the first semiconductor layer to form a groove, and burying an insulating layer in the groove, forming a second semiconductor layer serving as a base layer on the first semiconductor layer and that part of the insulating layer surrounding the first semiconductor layer, and forming a third semiconductor layer of the first conductivity type, serving as an emitter layer, on the second semiconductor layer. According to the method of this invention, a groove is formed, in advance, in an unnecessary part of the first semiconductor layer, which becomes the collector layer, and the insulating layer is buried in the groove. Thus, a flattened wafer having an element region defined therein can be obtained. The second semiconductor layer which becomes the base layer is formed on the wafer, following which the third semiconductor layer serving as the emitter layer is formed. Thus, the base-collector junction area can be reduced to a minimum necessary value. In addition, the surface with a small stepped portion can be obtained.
REFERENCES:
patent: 4551911 (1985-11-01), Sasaki et al.
patent: 4683487 (1987-07-01), Veyanagi et al.
patent: 4771326 (1988-09-01), Curran
patent: 4889831 (1989-12-01), Ishii et al.
patent: 4954457 (1990-09-01), Jambotkar
patent: 4958201 (1990-09-01), Mimura
patent: 4983532 (1991-01-01), Mitani et al.
patent: 4997776 (1991-03-01), Harame et al.
patent: 5001534 (1991-03-01), Lunardi et al.
patent: 5006476 (1991-04-01), De Jong et al.
patent: 5098854 (1992-03-01), Kapoor et al.
"Si/Si.sub.1-x Ge.sub.x Heterojunction Bipolar Transistors Fabricated by Limited Reaction Processing", 1988 IEDM Digest of Technical Papers, p. 566, J. F. Gibbons et al.
"SiGe-Base, Poly-Emitter Heterojunction Bipolar Transistors", 1989 Symp. on VLSI Digest of Technical Papers, pp. 95-96, G. L. Patton et al.
"A 45 GH% Strained-Layer SiGe Heterojunction Bipolar Transistor Fabricated With Low Temperature EPI", 1989 IEDM Digest of Technical Papers, pp. 890-892, S. E. Fischer et al.
"Fully Self-Aligned Heterjunction Bipolar Function Transistor", IBM Technical Disclosure Bulletin, pp. 61-68, vol. 31 No. 7, 1988.
IEEE Electron Device Letters, vol. 10, No. 11, Nov. 1989, pp. 503-505, T. I. Kamins, et al., "Small-Geometry, High Performance, Si--Si.sub.1-x Ge.sub.x Heterojunction Bipolar Transistors".
Electronics, Apr. 7, 1986, pp. 24-28, B. C. Cole, "Special Report: VLSI Give Bipolar A Second Wind".
IEEE Electron Device Letters, vol. EDL-5, No. 11, Nov. 11, 1984, pp. 449-451, T. I. Kamins, et al., "Trench-Isolated Transistors In Lateral CVD Epitaxial Silicon-On-Insulator Films".
IBM Technical Disclosure Bulletin, vol. 26, No. 9, Feb., 1984, pp. 4699-4701, B. El-Kareh, et al., "Trench Node One-Device Memory Cell Process".
Hamasaki Toshihiko
Satake Hideki
Chaudhuri Olik
Kabushiki Kaisha Toshiba
Trinh Loc Q.
LandOfFree
Method of fabricating a miniaturized heterojunction bipolar tran does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating a miniaturized heterojunction bipolar tran, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a miniaturized heterojunction bipolar tran will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1003282