CMOS voltage reference with stacked base-to-emitter voltages

Electricity: power supply or regulation systems – Self-regulating – Using a three or more terminal semiconductive device as the...

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

323314, 3072961, 3072968, 36518909, G05F 324

Patent

active

051266539

ABSTRACT:
A band-gap voltage reference forming part of a CMOS IC chip. A .DELTA.V.sub.BE voltage is developed by stacked pairs of parasitic bipolar transistors, with the transistors of each pair operated at different current densities. MOS buffer transistors are connected at corresponding ends of the stacks where the .DELTA.V.sub.BE voltage is developed. The bipolar transistors are driven by MOS current sources.

REFERENCES:
patent: 4622512 (1986-11-01), Brokaw
patent: 4896094 (1990-01-01), Greaves et al.
Michejda and Kim, JSSC, Dec. '84, p. 1015.
Kuijk, JSSC Jun. '73, pp. 223-226.
Gray and Meyer, "Analysis & Design of Analog Integrated Circuits", pp. 734, 735.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

CMOS voltage reference with stacked base-to-emitter voltages does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS voltage reference with stacked base-to-emitter voltages, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS voltage reference with stacked base-to-emitter voltages will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1866300

All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.