Multicell semiconductor memory device

Details Multicell semiconductor memory device Multicell semiconductor memory device

1988-12-19

1992-05-05

Hille, Rolf

357 236, 357 41, 357 45, 357 68, H01L 2348, H01L 2946, H01L 2954

Patent

active

051112752

ABSTRACT:
A semiconductor device is disclosed which connects a bit line via a bit line contact to cells in a dynamic access memory which are constructed of a transistor and capacitor. The semiconductor device includes a first conductive layer connected to the cell of a cell array via a bit line contact and a second conductive layer connected to the first conductive layer via a contact hole which is formed over the first conductive layer. By providing the first conductive layer between the bit line contact and the bit line, it is possible to increase a flat line width around a bit line contact and hence to adequately lower the bit line's resistance.

REFERENCES:
patent: 4649412 (1987-03-01), Iwase et al.
patent: 4707457 (1987-11-01), Erb
patent: 4754313 (1988-06-01), Takemae et al.
patent: 4792834 (1988-12-01), Uchida
patent: 4796072 (1989-01-01), Higashi et al.
patent: 4801989 (1989-01-01), Taguchi
patent: 4803535 (1989-02-01), Taguchi
patent: 4833518 (1989-05-01), Matsuda et al.
patent: 4859619 (1989-08-01), Wu et al.
patent: 4937645 (1990-06-01), Ootsuka et al.
patent: 4961104 (1990-10-01), Hirakawa

Affiliated with

Also associated with

Rating

Multicell semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multicell semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multicell semiconductor memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1416675