Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1997-10-29
2000-01-04
Chaudhuri, Olik
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438687, 257751, 257752, 257762, H01L 2128, H01L 21283, H01L 2144, H01L 21441
Patent
active
060109602
ABSTRACT:
A system and method for providing an interconnect on a substrate is disclosed. The method and system include providing a first layer, a first barrier layer, and a second layer. The first layer is subject to electromigration and has a thickness. The thickness of the first layer is smaller than what is required to support formation of a void. The first barrier layer is resistant to electromigration. The first barrier layer is disposed between the first layer and the second layer. In a second aspect, the method and system include providing a first layer and a first barrier layer. The first layer is subject to electromigration and has a thickness. The thickness of the first layer is smaller than what is required to support formation of a void. The first barrier layer is resistant to electromigration.
REFERENCES:
patent: 4525434 (1985-06-01), Morikawa et al.
patent: 4632806 (1986-12-01), Morikawa et al.
patent: 4976839 (1990-12-01), Inoue
patent: 4985750 (1991-01-01), Hoshino
patent: 5266526 (1993-11-01), Aoyama et al.
patent: 5470789 (1995-11-01), Misawa
patent: 5572072 (1996-11-01), Lee
patent: 5654232 (1997-08-01), Gardner
Advanced Micro Devices , Inc.
Chaudhuri Olik
Souw Bernard E.
LandOfFree
Method and system for providing an interconnect having reduced f does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for providing an interconnect having reduced f, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for providing an interconnect having reduced f will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1072371