Fast Fourier transform data address pre-scrambler circuit

Details Fast Fourier transform data address pre-scrambler circuit Fast Fourier transform data address pre-scrambler circuit

1986-06-03

1989-01-03

Buczinski, stephen C.

Boots, shoes, and leggings

364726, G06F 738, G06F 1532

Patent

active

H00005703

ABSTRACT:
A fast Fourier transform (FFT) data address pre-scrambler technique and cuit for selectively generating pre-scrambled bit reversed, data address sequences needed to perform radix-2, radix-4 and mixed radix-2/4 fast Fourier transforms.

REFERENCES:
patent: 3731284 (1973-05-01), Thies
patent: 3810112 (1974-05-01), Aho et al.
patent: 3961750 (1976-06-01), Dao
patent: 4128872 (1978-12-01), Prioste
patent: 4149263 (1979-04-01), Prioste
patent: 4181976 (1980-01-01), Collins et al.
patent: 4396994 (1983-08-01), Kang et al.
patent: 4490809 (1984-12-01), Ueda et al.
patent: 4653019 (1987-03-01), Hodge et al.
patent: 4665538 (1987-05-01), Machida

Affiliated with

Also associated with

Rating

Fast Fourier transform data address pre-scrambler circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fast Fourier transform data address pre-scrambler circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast Fourier transform data address pre-scrambler circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2161310