Detection of added or missing forwarding data clock signals

Details Detection of added or missing forwarding data clock signals Detection of added or missing forwarding data clock signals

2006-06-20

2006-06-20

Ghebretinsae, Temesghen (Department: 2611)

Pulse or digital communications

Synchronizers

C327S151000, C327S160000

Reexamination Certificate

active

07065169

ABSTRACT:
A system is disclosed that detects data forwarding clock errors including both missing and additional clock signals. The system provides for a phase locked loop (PLL) that locks onto a data forwarding source synchronous clock signal wherein the PLL outputs a system clock whose frequency is the average of the data forwarding clock frequency. The data forwarding clock signals and the system clock signals are counted separately and when a discrepancy occurs the receiving system is informed that an error has occurred. The receiving system will handle the error in its routine fashion. The counters and the PLL are synchronized to be sure that the PLL has acquired a lock before the error detection is enabled.

REFERENCES:
patent: 4929918 (1990-05-01), Chung et al.
patent: 5822317 (1998-10-01), Shibata
patent: 6114917 (2000-09-01), Nakajima et al.
patent: 6314150 (2001-11-01), Vowe
patent: 10-322200 (1998-12-01), None

Affiliated with

Also associated with

Rating

Detection of added or missing forwarding data clock signals does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Detection of added or missing forwarding data clock signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Detection of added or missing forwarding data clock signals will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3692801