Search
Selected: M

Method and system for synchronously initializing digital...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and system for translating TTL off-chip drive for...

Electronic digital logic circuitry – Interface – Logic level shifting
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and system for use of a field programmable function...

Electronic digital logic circuitry – Reliability – Redundant
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and system for use of a field programmable...

Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and system for use of an embedded field programmable...

Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and system for using boundary scan in a programmable...

Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and system for using boundary scan in a programmable...

Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and system for utilizing hostile-switching neighbors...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and system of minimizing simultaneous switching noise in

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Output switching noise reduction
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and system to facilitate configurable input/output...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and system to temporarily modify an output waveform

Electronic digital logic circuitry – Interface – Logic level shifting
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and topology for improving signal quality on high...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for a dynamic termination logic driver with improved...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for actuating a transistor

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for adjusting an output slew rate of a buffer

Electronic digital logic circuitry – Signal sensitivity or transmission integrity
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for avoiding bus contention in a digital circuit

Electronic digital logic circuitry – Interface – Current driving
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for avoiding transients during switching processes in...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Output switching noise reduction
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for buffering an input signal

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for calculating dynamic logic block propagation delay...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for calculating the P/N ratio of a static gate based...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Input noise margin enhancement
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.