Search
Selected: M

Method and structure for a fault-free input configuration contro

Electronic digital logic circuitry – With test facilitating feature
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and structure for configuring FPGAS

Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and structure for dynamic in-system programming

Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and structure for efficiently placing and...

Electronic digital logic circuitry – Multifunctional or programmable
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and structure for loading data into several IC devices

Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and structure for loading data into several IC devices

Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and structure for providing a flip flop circuit with a co

Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and structure for providing fast conditional sum in a fie

Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and structure for reading, modifying and writing...

Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and structure for reducing noise in output buffer circuit

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Output switching noise reduction
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and structure for shipping a die as multiple products

Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and structure for short range leakage control in...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Signal level or switching threshold stabilization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and system for a circuit for timing sensitive...

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and system for a CMOS level shifter circuit for...

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and system for a configurable Vcc reference and Vss...

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and system for adaptively controlling output driver...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and system for bidirectional signal transmission

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and system for controlling the duty cycle of a clock...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and system for controlling the duty cycle of a clock...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and system for controlling the duty cycle of a clock...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.