Search
Selected: M

Method and apparatus involving a receiver with a selectable...

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus of memory clearing with monitoring RAM...

Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus of memory clearing with monitoring...

Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus of programming FPGA devices through ASIC de

Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus to calibrate DRAM on resistance (Ron)...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus to clock-gate a digital integrated...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus to generate break before make signals...

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus to generate mask programmable device

Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus to generate mask programmable device

Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus to interface monotonic and non-monotonic do

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus to linearize output buffer and on-chip...

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus to power down unused configuration...

Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus with dual circuitry for shifting the level

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and arrangement for reducing power in bidirectional...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and circuit configuration for adapting the voltage...

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and circuit configuration for controlling a data driver

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and circuit for actively controlling the transition imped

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and circuit for element wearout recovery

Electronic digital logic circuitry – Reliability
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and circuit for generating a constant current source...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Signal level or switching threshold stabilization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and circuit for generating memory clock signal

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.