Search
Selected: D

Die package

Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame – With structure for mounting semiconductor chip to lead frame
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Die package and probe card structures and fabrication methods

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Wire contact – lead – or bond
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Die package structure

Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – For plural devices
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Die package with asymmetric leadframe connection

Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Die pad for semiconductor packages and methods of making and...

Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame – With separate tie bar element or plural tie bars
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Die pad structure for solder bonding

Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame – With structure for mounting semiconductor chip to lead frame
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Die paddle clamping for wire bond enhancement

Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Die paddle clamping method for wire bond enhancement

Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame – With structure for mounting semiconductor chip to lead frame
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Die paddle clamping method for wire bond enhancement

Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Die paddle clamping method for wire bond enhancement

Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame – With structure for mounting semiconductor chip to lead frame
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Die paddle for receiving an integrated circuit die in a...

Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With contact or lead
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Die pillar structures and a method of their formation

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Die bond
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Die positioning in integrated circuit packaging

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Wire contact – lead – or bond
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Die power distribution system

Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame – With structure for mounting semiconductor chip to lead frame
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Die rearrangement package structure using layout process to...

Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Die seal for semiconductor device moisture protection

Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – With peripheral feature due to separation of smaller...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Die seal structure for a semiconductor integrated circuit

Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – With peripheral feature due to separation of smaller...
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Die seal structure for reducing stress induced during die...

Active solid-state devices (e.g. – transistors – solid-state diode – Alignment marks
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Die size-increasing integrated circuit leads and thermally...

Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Die stacking apparatus and method

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Chip mounted on chip
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.